THE UNIVERSITY OF **U F X A** AT AUSTIN

Introduction

Error-free addition is important.

- Addition is heavily utilized for data manipulation, memory addressing, and control flow throughout the system.
- Errors can manifest in many ways, ranging from silent data corruption to catastrophic system failure.

Despite this, dynamic error detection in adders remains relatively expensive. We propose a novel separable error detection mechanism that provides strong, low **latency** error detection for a single fast adder at less cost than any other separable design.

Long Residue Checking

We investigate a modified residue checker which checks for cancellation.

Traditional Residue Checking $|a|_A + |b|_A|_A = |c|_A$ Modified Residue Checking $||a|_{A} + |b|_{A} - |c|_{A}|_{A} = 0$

The modified checker with the largest possible residue width (a = n) is the:

- least complex
- most power efficient
- has the highest error coverage
- ► has the lowest latency

We call this checking algorithm the Long Residue Checker (LRC). The LRC can detect a fault in any single component, providing complete coverage against single event upsets (SEUs).

Long Residue Checking for Adders Michael Sullivan and Earl E. Swartzlander, Jr.

- ► Similar error
- coverage

Evaluation

Sei La D D

The University of Texas at Austin

Long Residue Checking (cont.)





(a) Residue Checking

(b) Long Residue Checking (

Prior Work



Separable detection mechanisms.		Lazy Checker			
Design	Latency		Word Width	Area (%)	Power (%)
Lazy Checker			16	36	48
DMR (Serial)	1 cycle		32	9	24
DMR (Sklansky)			64	10	23
Residue Checking	$\{2,3,4\}$ cycles		48	10	25
I DC via Dociduo Chacking		Duplication (Serial Prefix)			
LICUS. Residu			Word Width	Area (%)	Power (%)
Ducking Burger B		16	65	28	
		32	92	37	
			64	97	41
	Metric Area		48	100	38
		Duplication (Sklansky)			
	Design Optimiz Traditio	zed onal	Word Width	Area (%)	Power (%)
			16	193	111
			32	205	98
2 _{1.0}			64	186	59
2 4 8 Residue Width	16 32 h (bits)		48	188	48

t		
ecker →Error?		
a = n)		

LRC Benefits

Only standard cells: 1. FA cell leads to benefits $\sim 10\%$ less area $\sim 20\%$ less power 2. Simplified design Just a CSA/checker!

Methodology

Pareto-efficient 16-bit adder designs. The highlighted baseline minimizes the ED^2 metric.



All selected baselines.

Adder Width	Delay (ns)	Area (μ m ²)	P
16	0.42	381.35	
32	0.55	848.79	
64	0.67	1546.06	
128	0.7	3247.85	

The overhead of long residue checking.

Adder Width	% Area Overhead	% Energ
16	38	
32	33	
64	36	
128	34	

Key Findings

Savings over the state-of-the-art.

 $\blacktriangleright \sim 10\%$ area and $\sim 25\%$ power

Simple, modular design.

- Bit-sliced design
- Maximum fanout of 1
- Perfect for standard cell synthesis

Further optimizations possible. Some standard cells (e.g. D flip-flops) offer dual rail outputs with little additional complexity or power usage.

Further $\sim 7\%$ area, $\sim 12\%$ power savings









